Field-Programme Gate Array (FPGA) Design Engineer

Company:  Innovate Recruitment Ltd
Location: Glasgow
Closing Date: 29/10/2024
Hours: Full Time
Type: Permanent
Job Requirements / Description

Field-Programme Gate Array (FPGA) Design Engineer

Location: Glasgow

Salary: £35,000 to £65,000 (depending on experience)

Our client, a world class innovator, plays a vital role in designing, manufacturing, supplying, and providing continuous support throughout the lifespan of nuclear propulsion products and systems. This contribution is crucial for sustaining the Royal Navy s submarine fleet and overseeing the management throughout their entire lifecycle.

In a submarine s role, you will work on diverse technical challenges throughout the product life cycle. Shape your career as an engineer, specialist, or leader, with full support for your technical development, including mentoring for chartered engineer status.

You will become a part of the safety critical firmware development team, contributing across all design phases using agile SCRUM methods and employing state-of-the-art toolsets. Training will be provided as needed, equipping you with the skills necessary to develop requirements, architectures, designs, and HDL code for controls firmware applications crucial for safeguarding and monitoring nuclear propulsion plants.

You will also contribute to developing custom software toolsets for equipment firmware, addressing high safety integrity requirements. This presents opportunities within the firmware team for career growth in technical management, team leadership, or specialistion. The team provides a chance to become and expert in using cutting-edge toolsets.

Key Responsibilities:

You ll adhere to a firmware development lifecycle based on DevOps principles to fulfil customer requirements by:

  • Obtaining high-level firmware requirements using DOORS.
  • Creating architectural designs.
  • Identifying low level requirements and detailed designs.
  • Writing VDL and Verilog HDL code using Sigasi Studio.
  • Simultating HDL designs at unit, integration and system level using Mentor Graphics QuestaSIM.
  • Conducting synthesis, place and route, and static timing analysis using Synopsis for Xilinx FPGAs.
  • Creating Python scripts to automate processes.
  • Utilising continuous integration and continuous delivery (CI/CD) toolsets.
  • Implementing change control and configuration management with GIT.
  • Engaging in problem-solving activities.
  • Demonstrating adherence to processes and ensuring solution correctness.
  • Improvement of firmware development process for cost, timescale reduction, and quality enhancement.
  • Supporting process and technical audits.
  • Collaborating with Software, Systems and Electronic teams.

Requirements

  • Degree Level or HND level in Electronics Engineering, Computer Science, or related discipline.
  • Motivated and enthusiastic to become familiar with new techniques and tools.
  • Experience in hardware engineering.
  • Experience in digital electronics design.
  • Experience in real-time systems
  • Awareness of safety critical development constraints.

Benefits:

Embrace an inclusive, digital-first culture at this company, where a commitment to your development, continuous learning, and a multitude of career growth opportunities awaits.

The comprehensive package includes outstanding developmental resources, a competitive salary, and exceptional benefits such as:

  • Bonus
  • Training and Progression
  • Pension
  • Overtime
  • Employee discounts

Candidates will need to be eligible for SC clearance.

Apply Now
Share this job
Innovate Recruitment Ltd
  • Similar Jobs

  • Senior Manager, Programme Design - Major Programmes Cross-Industry (Strategy Team)

    Glasgow
    View Job
  • Field Agent

    Glasgow
    View Job
  • Field Representative

    Glasgow
    View Job
  • Field Sales Executive Company Car

    Glasgow
    View Job
  • Field Sales Executive |Company Car

    Glasgow
    View Job
An error has occurred. This application may no longer respond until reloaded. Reload 🗙